

## UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION N	1O. I	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/616,850		07/10/2003	Sang Hoo Dhong	AUS920020711US1	. 1815		
45327	45327 7590 11/08/2004			EXAM	EXAMINER		
IBM CC	RPORATI	ON (CS)		TAN, V	TAN, VIBOL		
C/O CAF 670 FOU	RR LLP NDERS SQI	UARE	•	ART UNIT	PAPER NUMBER		
900 JAC	KSON STRÈ	EET		2819	2819		
DALLAS, TX 75202				DATE MAILED: 11/08/2004	DATE MAILED: 11/08/2004		

Please find below and/or attached an Office communication concerning this application or proceeding.

		Applicati	on No.	Applicant(s)					
		10/616,8	50	DHONG ET AL.					
	Office Action Summary	Examine	г	Art Unit					
		Vibol Tai	1	2819					
Period fo	The MAILING DATE of this communi	cation appears on th	e cover sheet with the c	orrespondence ad	dress				
A SH THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FO MAILING DATE OF THIS COMMUNIO nsions of time may be available under the provisions SIX (6) MONTHS from the mailing date of this common period for reply specified above is less than thirty (30 period for reply is specified above, the maximum state are to reply within the set or extended period for reply reply received by the Office later than three months at ed patent term adjustment. See 37 CFR 1.704(b).	CATION. of 37 CFR 1.136(a). In no evunication. or of the statutory period will apply and will, by statute, cause the apply.	rent, however, may a reply be tim tutory minimum of thirty (30) days rill expire SIX (6) MONTHS from olication to become ABANDONE	nely filed s will be considered timel the mailing date of this or D (35 U.S.C. § 133).					
Status									
1)⊠	Responsive to communication(s) file	d on <u>15 October 200</u>	<u>)4</u> .						
2a) <u></u>	This action is <b>FINAL</b> . 2	b)⊠ This action is r	non-final.						
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Disposit	ion of Claims								
5)□ 6)⊠ 7)⊠	Claim(s) 1-27 is/are pending in the application.  4a) Of the above claim(s) 11-14 is/are withdrawn from consideration.  Claim(s) is/are allowed.  Claim(s) 1-10 and 15 is/are rejected.  Claim(s) 16-27 is/are objected to.  Claim(s) are subject to restriction and/or election requirement.								
Applicat	ion Papers								
9)[	The specification is objected to by the	Examiner.							
10)[	0)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.								
	Applicant may not request that any object	tion to the drawing(s)	be held in abeyance. See	37 CFR 1.85(a).					
11)	Replacement drawing sheet(s) including The oath or declaration is objected to	•			• •				
Priority (	under 35 U.S.C. § 119								
a)	Acknowledgment is made of a claim f  All b) Some * c) None of:  1. Certified copies of the priority of  3. Copies of the certified copies of application from the Internation  See the attached detailed Office action	documents have been documents have been for the priority documents have been all Bureau (PCT Ru	en received. en received in Application ents have been receive le 17.2(a)).	on No ed in this National	Stage				
Attachmen	t(s)								
1) Notic	e of References Cited (PTO-892)		4) Interview Summary						
3) 🔲 Infon	te of Draftsperson's Patent Drawing Review (P mation Disclosure Statement(s) (PTO-1449 or I or No(s)/Mail Date		Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:		)-152)				

Application/Control Number: 10/616,850

Art Unit: 2819

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-10 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mehta et al. (U. S. PAT. 5,821,775) in view of Krishnamurthy et al. (U. S. PAT. 6,204,696).

In claim 1, Mehta et al. teaches all claimed features in Fig. 3A, a method for implementing a logic circuit with integrated logic and latch design, the method comprising the steps of: providing a clock input (170) to the logic circuit; providing one or more (A, B) static signal inputs to the logic circuit; generating one or more dynamic signal inputs (IN1 380, IN1 385) by dynamically gating the one or more static signal inputs with the clock signal; applying the one or more dynamic signal inputs (IN1 380, IN1 385) to the logic circuit; generating one or more dynamic signal outputs (OUT 390) of the logic circuit; precharging (335) the one or more dynamic signal outputs based on the clock signal; evaluating (340) the one or more dynamic signal outputs when the one or more dynamic signal outputs are not being precharged; holding (350) the one or more dynamic signal outputs are neither

Application/Control Number: 10/616,850

Art Unit: 2819

being precharged nor being evaluated; with the exception of teaching step of converting the one or more dynamic signal outputs into one or more static signal outputs. However, Krishnamurthy et al. teaches in Fig. 1 the conversion of one or more dynamic signal outputs into one or more static signal outputs (14).

Therefore; it would have been obvious to one ordinary skill in the art at the time of the invention was made to combine the teachings of Krishnamurthy et al. and the teachings of Mehta et al. to convert an evaluated output signal into a static signal as desired.

In claim 2, Mehta et al. further teaches in Fig. 2A the method of claim 1, wherein the one or more static signal inputs comprise complementary static signal inputs (A#, B#).

In claim 3, Mehta et al. further teaches in Fig. 3A the method of claim 1, wherein the one or more dynamic signal inputs comprise one or more delayed signal inputs (320).

In claim 4, Mehta et al. further teaches in Fig. 3A the method of claim 1 further comprising the step of applying one or more static signal inputs (A, B) to the logic circuit.

In claim 5, Mehta et al. further teaches in Fig. 3A the method of claim 1 wherein the step of evaluating (340) the one or more dynamic signal outputs follows the step of precharging (335) the one or more dynamic signal outputs.

Application/Control Number: 10/616,850

Art Unit: 2819

In claim 6, Mehta et al. further teaches in Fig. 3A the method of claim 1 wherein the step of holding (350) the one or more dynamic signal outputs follows the step of evaluating (340) the one or more dynamic signal outputs.

Apparatus claims 7-10 correspond to detailed circuitry already discussed similarly with regard to method claims 1-4.

Apparatus claim 15 corresponds to detailed circuitry already discussed similarly with regard to method claim 1.

3. Claims 16-27 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vibol Tan whose telephone number is (571) 272-1811. The examiner can normally be reached on Monday-Friday (7:00 AM-4:30 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mike J. Tokar can be reached on (571) 272-1812. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Page 5

Application/Control Number: 10/616,850

Art Unit: 2819

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Vibol Tan

Primary Examiner, AU 2819

VIBOLTAN
PRIMARY EXAMINER